助手标题
全文文献 工具书 数字 学术定义 翻译助手 学术趋势 更多
查询帮助
意见反馈
共[3]页 共[58]条 当前为第1条到20条
 

相关语句
target processor
The Luxdbg embedded system debugger exposes these layers to debugger users, and it adds an additional layer, the extension language layer, that allows users to extend both the debugger and its target processor capabilities.
      
We propose usage of uniform, external target processor models in code generation, which describe embedded processors by means of RT-level netlists.
      
It also defines the structure of the machine-description database, which is queried by the code generator for the information that it needs about the target processor.
      
The proposed code generation technique maps data flow graph representation of a program into highly efficient machine code for a target processor modeled by instruction set behavior.
      
Based on the "Golden Reference Model," an important task of the design process is to map applications, that have been described either in C++ or directly in SystemC, to the specific real-time operating system which is running at the target processor.
      
It provides the ability to configure the target processor within the boundary values imposed for the configuration parameters concerning the algorithm setup, the processing time and the circuit area.
      
A processor simulator is a piece of software that mimics the behavior of the target processor on the host computer.
      
A target processor needs to be evaluated for the distributed dimensions since this can potentially be different.
      
Any series of bytes can be considered instructions by the target processor, so the at tacker does not need to find an actual block of code.
      
All of the GDB commands can now be used on the target processor to manipulate code and data.
      
An instruction-set simulator simulates the target processor by interpreting the effects of instructions on that processor, one instruction at a time.
      
At this level, all the SW code can be compiled and downloaded on to the target processor.
      
Buffer contents in the source processor are sent to the target processor, where the transformed polygons will be rasterized.
      
Compilation allows the developer to transform the code once and deliver native code for one specific target processor.
      
Fftw-Gel comes up with this issue by introducing a corresponding execution model for each target processor.
      
Finally, the back-end generates machine code for the target processor architecture.
      
Finally, the fact that the source code is written in C makes it reasonable to compile the code for another target processor.
      
For the software, this remapping will require recompiling the software for the actual target processor.
      
It is assumed that you are familiar with the architecture of your target processor.
      
It simulates a little endian target processor, and can execute programs cross-compiled using the ARM-Linux-gcc toolchain.
      
 

首页上一页123下一页尾页 

 
CNKI主页设CNKI翻译助手为主页 | 收藏CNKI翻译助手 | 广告服务 | 英文学术搜索
版权图标  2008 CNKI-中国知网
京ICP证040431号 互联网出版许可证 新出网证(京)字008号
北京市公安局海淀分局 备案号:110 1081725
版权图标 2008中国知网(cnki) 中国学术期刊(光盘版)电子杂志社