助手标题
全文文献 工具书 数字 学术定义 翻译助手 学术趋势 更多
查询帮助
意见反馈
共[1]页 共[8]条 当前为第1条到8条
 

相关语句
logical effort
The paper is concerned with the method of logical effort, by which alternative logic-circuit realizations can be evaluated without running simulations.
      
Consequently, the theoretical logical effort should be 1.0 and the parasitic delay should be 2.0.
      
In order to use logical effort as a comparison value for gates, we need to find 13.4.
      
Logical effort methodology for transistor sizing was discussed and applied to the designed adder to obtain a high speed of 2.9GHz.
      
Thus, the logical effort of such an inverter is 1.0 by definition.
      
The close similarity to logical effort, high accuracy, and computational ease makes it attractive for integration into design automation tools.
      
The carry gate of the mirror adder should, theoretically, have a logical effort of 2.0 and a parasitic delay of approximately 4.
      
We also see that the logical effort is slightly less than one.
      
 

首页上一页1下一页尾页 

 
CNKI主页设CNKI翻译助手为主页 | 收藏CNKI翻译助手 | 广告服务 | 英文学术搜索
版权图标  2008 CNKI-中国知网
京ICP证040431号 互联网出版许可证 新出网证(京)字008号
北京市公安局海淀分局 备案号:110 1081725
版权图标 2008中国知网(cnki) 中国学术期刊(光盘版)电子杂志社