助手标题  
全文文献 工具书 数字 学术定义 翻译助手 学术趋势 更多
查询帮助
意见反馈
   集成密度 的翻译结果: 查询用时:0.026秒
图标索引 在分类学科中查询
所有学科
无线电电子学
更多类别查询

图标索引 历史查询
 

集成密度
相关语句
  integration density
     Adding the third dimension to conventional planer integrated optical devices would greatly increase the integration density and would overcome some problems of the input and output fibers or electrical connections while preserving the reliability and structural stability of 2D devices.
     三维集成光学器件在保持二维集成的可靠性和结构稳定性基础上,可有效扩大单个芯片上的信道数,增加集成密度,缓和输入输出光纤连接或电子连接困难等问题。
短句来源
     Silica (SiO2) is a very promising material used to fabricate the optical waveguide for its low insertion loss,efficient fiber-to-chip coupling,high integration density and compatibility with microelectronic process. It is possible to realize the monolithic integration of optical devices with microelectronic devices and the passive devices with the active ones.
     而硅基氧化硅光波导以其低的插入损耗、能有效的与光纤耦合、集成密度高、可以充分利用现已成熟的微电子技术等特点成为较为理想的实现波导结构的材料。
短句来源
     Its main purpose is to create devices based on the spin of electrons. Compared with traditional semi-conductor devices, they are particularly attractive for their better stability,higher speed in data processing,lower power exhaust,higher integration density and so on.
     其主要目的是构造基于电子自旋的装置,这些装置与传统的半导体器件相比,具有稳定性好,数据处理速度更快,降低功率损耗以及集成密度好等优点。
短句来源
  integration dense
     Its size and optical loss directly influences the integration dense and loss of whole device.
     其尺寸和损耗直接影响整个器件的损耗以及集成密度
短句来源
  “集成密度”译为未确定词的双语例句
     With the increase in VLSI circuit density, complexity and levels ofintegration in deep sub-micron design as well as the working frequencies ofthe circuits reaching a couple of GHz, inductive effects on circuitperformance are gradually emerging.
     随着深亚微米(Deep Sub-micron, DSM)设计工艺下 VLSI 电路集成密度、复杂度、布线层数的增加,以及电路工作频率达到数 GHz,电感效应对电路性能的影响已逐步显现。
短句来源
     In the deep submicron VLSI circuits, with the feature size scaled down and device density increased, parasitic parameter extraction has become one of the research focuses in the field of electronic design automation.
     随着VLSI电路集成密度急剧增长及特征尺寸不断缩小 ,互连寄生参数提取已成为集成电路辅助设计中的一个研究热点 . 目前 ,三维互连寄生电容提取的研究得到广泛关注 ,并取得了很大进展 .
短句来源
     A new paradigm of electronics called spintronics, has the potential to revolutionizethe tradition electronic industry, with the advantages of nonvolatillity, decrease electric powerconsumption, increase data processing speed, is introduced here.
     自旋电子学是一门新兴的学科,利用它制造的自旋电子器件,与传统的半导体器件相比,有着非易失性、提高数据处理速度、降低能量消耗和增加集成密度等优点,从而给现有的电子业带来革命性的变化。
短句来源
     HSpice simulation result shows that the designed BiCMOSSRAM will be operated down to sub-3V, not only to confirm the low power dissipation and highintegrity of CMOS SRAM, but also to obtain the advantages of high-speed and large driving ability,therefore, this BiCMOS SRAM is very suitable for cache static random access memory(CSRAM) andother portable digital equipments.
     实验结果表明,所设计的BiCMOSSRAM,其电源电压可低于3V,它既保留了CMOS SRAM低功耗、高集成密度的长处,又获得了双极型(Bipolar)电路快速、大电流驱动能力的优点,因此,特别适用于高速缓冲静态存储系统和便携式数字电子设备中。
短句来源
     With the ever-increasing transistor density and ever-developing processor architecture, the research and design of processor is coming into a CMT (Chip Multithreading) era.
     随着晶体管集成密度的日益提高和处理器体系结构的不断发展,处理器的研究和设计正迎来片上多线程时代。
短句来源
更多       
  相似匹配句对
     Ultra-High Density VLSI Modules
     超高密度、超大规模集成组件
短句来源
     Logarithmic Amplifiers and Their Integration
     集成对数放大器
短句来源
     Integrated optics
     集成光学
短句来源
     DENSITY OF THE EARTH
     地球的密度
短句来源
     Density "Experiment
     密度的实验
短句来源
查询“集成密度”译词为用户自定义的双语例句

    我想查看译文中含有:的双语例句
例句
为了更好的帮助您理解掌握查询词或其译词在地道英语中的实际用法,我们为您准备了出自英文原文的大量英语例句,供您参考。
  integration density
A definition of integration, i.e., a generalization of a functional of the form to the case where Γ is a fractal curve on the complex plane and?(z) (integration density) is a function defined on this curve is given.
      
We formulate a "Moore's law" for photonic integrated circuits (PICs) and their spatial integration density using two methods.
      
The other is making a complex component equivalent to a series of basic elements of the same functionality, which is used to calculate the integration density for functional components realized with different structures.
      
The prospects for a continued increase of spatial integration density are discussed.
      
These ICs are defined by spotted ICs with regard to the integration density and operational speed.
      
更多          


Multilevel metallization in VLSI interconnect is an important technology in IC fabrication process. It is a dominant factor in determining the density, device speed, yield and reliabilityof ICs. Several key technologies in double level metal Si-gate CMOS have been discussed.More than ten chips of double level metal 3μm Si-gate CMOS gate arrays have been sucessfullymanufactured by using the technology. The purpose of this paper is to present a newly developedCMOS technology for ASIC and to demonstrate high speed...

Multilevel metallization in VLSI interconnect is an important technology in IC fabrication process. It is a dominant factor in determining the density, device speed, yield and reliabilityof ICs. Several key technologies in double level metal Si-gate CMOS have been discussed.More than ten chips of double level metal 3μm Si-gate CMOS gate arrays have been sucessfullymanufactured by using the technology. The purpose of this paper is to present a newly developedCMOS technology for ASIC and to demonstrate high speed performance of the realizedCMOS devices. The device technologies, metallization technique,contact resistance andmetal step coverage are described.

采用双层金属布线可以提高集成电路的集成密度、集成度和速度。本文报道了双层金属布线工艺技术成功地应用于制造标准3μm硅栅CMOS 500门、1200门、2000门多种门阵列专用大规模集成电路。本文对双层金属布线硅栅CMOS门阵列电路制造工艺技术的几个关键技术问题进行讨论。

A study of limitation mechanisms to propagation delay of bipolar circuits has been carried out. A correctiye an.alytical propagation delay expression for ECL circuit is denyed using a sensitivity analysis. It is shown that decreasing the cell power dissipation is necessary for high ICs density. At low-pewer dissipation, the high-speed performance of un-- or light-loaded ECL circuits mainly depends on the pttll-up resistor and associated transistor capacitances as well as Wiring capacitances. Under larger capacitiye...

A study of limitation mechanisms to propagation delay of bipolar circuits has been carried out. A correctiye an.alytical propagation delay expression for ECL circuit is denyed using a sensitivity analysis. It is shown that decreasing the cell power dissipation is necessary for high ICs density. At low-pewer dissipation, the high-speed performance of un-- or light-loaded ECL circuits mainly depends on the pttll-up resistor and associated transistor capacitances as well as Wiring capacitances. Under larger capacitiye load condition, the'effects of pull-down resistor and load capacitance of the emitter-follower stage on circuit delay time get dominant as the power-dissipation gets lower. In this paper, some strategies for overcoming so-called "lowpower problems" arc proposed, and a practicable highspeed low-power bipolar circuit structureMCML circuit is described. The computer-simulations using mwSPICE program haye shown that ayerage delays of 15 .2ps/1. 54mW, 17 .3ps/0 .99mW and 28.5ps/0 .49mW can be achieved. The power-delay product is reduced by a factor 2.2-3.6 comparied with conventional ECL gate in the range of capacitive loads from & to 800f F. The noise margin is also good.

本文研究了双极型电路传输延时的约束机理。用灵敏度分析法导出了ECL电路传输延时的修正公式。指出:为了提高高速数字电路的集成密度,降低单元电路的功耗是必要的。在低功耗轻负载时,ECL电路的高速特性主要取决于电路的上拉电阻及与其相关的器件电容和引线电容。功耗越低,负载电容越大,射随器级的下拉电阻和负载电容的影响越来越占主导地位。为了克服低耗问题,文中提出了一些相应对策,并给出了一种高速低耗的可行性电路结构──改进的CML(MCML)电路。用mwSPICE仿真结果表明:单门功耗为1.54mW时,平均时延可低速15.2ps,0.99mW时为17.3ps,0.49mW时为28.5ps。负载电容在8~800fF范围内时,Pd(功耗-延时)积比普通ECL电路改善2.2~3.6倍。

The paper briefly describes the talk recently presented in Shanghai by Dr.Dan Stanzione.It explains the 3 items of telecommunication technology advancing very rapidly, they are the silicon chip integration density,optical fiber transmission capability, and wireless communication capacity, in particular the “fancy femtoseconds" light pulses along a single fiber. It also mentions the media digitization technology, by which the“ humble bits” would play important role in the future multimedia communications.

本文先叙述现代通信技术进展最快的三项 ,即 :硅片集成密度、光纤传输能力、无线通信容量 ,其中特别引人瞩目的是一根光纤的实验传输速率已达 1Tb /s,意味着将使用“奇妙的飞秒”的光脉冲。文中又提到媒体数字化的重要技术 ,这将依靠“朴实的比特”发挥作用。

 
<< 更多相关文摘    
图标索引 相关查询

 


 
CNKI小工具
在英文学术搜索中查有关集成密度的内容
在知识搜索中查有关集成密度的内容
在数字搜索中查有关集成密度的内容
在概念知识元中查有关集成密度的内容
在学术趋势中查有关集成密度的内容
 
 

CNKI主页设CNKI翻译助手为主页 | 收藏CNKI翻译助手 | 广告服务 | 英文学术搜索
版权图标  2008 CNKI-中国知网
京ICP证040431号 互联网出版许可证 新出网证(京)字008号
北京市公安局海淀分局 备案号:110 1081725
版权图标 2008中国知网(cnki) 中国学术期刊(光盘版)电子杂志社