助手标题  
全文文献 工具书 数字 学术定义 翻译助手 学术趋势 更多
查询帮助
意见反馈
   绝热可变计数电路 的翻译结果: 查询用时:0.072秒
图标索引 在分类学科中查询
所有学科
无线电电子学
更多类别查询

图标索引 历史查询
 

绝热可变计数电路
相关语句
  adiabatic variable counter
     On the basis of above theory, the adiabatic dynamic-static flip-flop is proposed, by which the adiabatic variable counter circuit with clear- data-feedback is designed.
     在此基础上该文又提出三相时钟绝热动静态触发器,用此触发器设计出带有反馈清0的绝热可变计数电路
短句来源
  相似匹配句对
     Finally, Computer simulation has shown that above flip-flop and adiabatic variable counter are stable with lower power consumption.
     最后用计算机模拟程序检验绝热触发器和可变计数电路的结果。
短句来源
     Automatic Reset in Counting Circuit
     计数电路中的自动复位
短句来源
     A Simple and Practical Tester for Counter Circuit
     简单实用的计数电路检测器
短句来源
     Bootstrapped partially-adiabatic circuits
     采用自举技术的不完全绝热电路
短句来源
     Two Types EPAL Adiabatic Logic Circuits
     二种EPAL绝热开关电路
短句来源
查询“绝热可变计数电路”译词为用户自定义的双语例句

    我想查看译文中含有:的双语例句
例句
没有找到相关例句


Because of the importance of implementing adiabatic synchronous sequential circuits, the stability condition of adiabatic memorial circuits is presented in this paper. According to the stability condition, three-phase-clock is proved to be the minimum number of clocks satisfying circuit stabilization. On the basis of above theory, the adiabatic dynamic-static flip-flop is proposed, by which the adiabatic variable counter circuit with clear- data-feedback is designed. Finally, Computer simulation has shown that...

Because of the importance of implementing adiabatic synchronous sequential circuits, the stability condition of adiabatic memorial circuits is presented in this paper. According to the stability condition, three-phase-clock is proved to be the minimum number of clocks satisfying circuit stabilization. On the basis of above theory, the adiabatic dynamic-static flip-flop is proposed, by which the adiabatic variable counter circuit with clear- data-feedback is designed. Finally, Computer simulation has shown that above flip-flop and adiabatic variable counter are stable with lower power consumption.

因为稳定性对绝热同步时序电路实现的重要性,该文首先提出绝热记忆电路的稳定性条件。依据稳定性条件,该文证明三相时钟是满足电路稳定性的最小值。在此基础上该文又提出三相时钟绝热动静态触发器,用此触发器设计出带有反馈清0的绝热可变计数电路。最后用计算机模拟程序检验绝热触发器和可变计数电路的结果。

 
图标索引 相关查询

 


 
CNKI小工具
在英文学术搜索中查有关绝热可变计数电路的内容
在知识搜索中查有关绝热可变计数电路的内容
在数字搜索中查有关绝热可变计数电路的内容
在概念知识元中查有关绝热可变计数电路的内容
在学术趋势中查有关绝热可变计数电路的内容
 
 

CNKI主页设CNKI翻译助手为主页 | 收藏CNKI翻译助手 | 广告服务 | 英文学术搜索
版权图标  2008 CNKI-中国知网
京ICP证040431号 互联网出版许可证 新出网证(京)字008号
北京市公安局海淀分局 备案号:110 1081725
版权图标 2008中国知网(cnki) 中国学术期刊(光盘版)电子杂志社