助手标题  
全文文献 工具书 数字 学术定义 翻译助手 学术趋势 更多
查询帮助
意见反馈
   prescaler 的翻译结果: 查询用时:0.01秒
图标索引 在分类学科中查询
所有学科
无线电电子学
电信技术
计算机硬件技术
更多类别查询

图标索引 历史查询
 

prescaler
相关语句
  预分频器
     A 16/17 dual-modulus prescaler with on improved logic structure increases the speed.
     改进逻辑结构的双模16/17预分频器提高了电路工作速度.
短句来源
     It is fabricated in 0.18μm mixed-signal CMOS process. The measured results show that chip can work well with 1.8V supply,and power dissipation of the core part in dual modulus prescaler is only 5.76mW. The rms-jitter is less than 1%.
     采用 0 18μm数模混合CMOS工艺投片测试表明 ,双模预分频器在 1 8V电源下功耗仅 5 76mW(1 8V× 3 2mA) ,RMS抖动小于 1% .
短句来源
     s:A divide- by- 12 8/ 12 9or6 4/ 6 5 dual- modulus prescaler based on new optimized structure and dynam ic circuit technique im plem ented in 0 .2 5 μm CMOS digital technology is described.
     提出了一种应用新的电路结构和动态电路技术的双模预分频器 ,它已用 0 .2 5μm CMOS数字工艺实现 .
短句来源
     The circuit design of the PLL that consists of a LC-tank circuit, prescaler, frequency divider, phase/freque ncy detector, charge pump that includes a bandgap current reference and a passiv e loop filter is introduced and the simulation results are given.
     详细介绍了该锁相环中各模块电路(包括LC型压控振荡器,预分频器,分频器,鉴频/鉴相器,含有带隙基准电流源的电荷泵以及片上无源滤波器等)的设计,并且给出了仿真结果。
短句来源
     A divide-by-128/129 dual-modulus prescaler using proposed phase-switching technique and divide-by-2/3 divider cell is described. The prescaler is implemented in 0.25μm CMOS digital technology.
     为了验证该技术 ,采用 0 .2 5μm CMOS数字工艺实现了一个 12 8/ 12 9双模预分频器 .
短句来源
更多       
  预定标器
     A Real Time Clock/Counter with Programmable Prescaler of Microcontroller
     备有可编程预定标器的单片机实时时钟/计数器
短句来源
     This paper introduces a real time clock/counter (RTCC) used in microcontroller,its division rate can be set with flexibility by programming OPTION register and prescaler.
     本文介绍了一种用于单片机的实时时钟/计数器(RTCC),通过对单片机内备有的OPTION寄存器和预定标器编程,可以灵活方便地设置其分频率。
短句来源
     The paper details the RTCC, OPTION register, prescaler and sync delay circuit principle and design feature.
     文章详细讨论了RTCC、OPTION寄存器、预定标器及同步延时单元的电路结构、工作原理及设计特点。
短句来源
  “prescaler”译为未确定词的双语例句
     A Technology for 650MHz÷10/11 Prescaler
     650MHz÷10/11预置分频器工艺研究
短句来源
     The prescaler operates at up to 5 GHz with a supply current of 4 mA at a supply voltage of 3.5 V,and at a supply voltage of 3.3 V,it can operate at 4.8 GHz.
     该预置分频器采用0.35μm BiCMOS工艺制作,在3.5 V电源电压下最高工作频率达5 GHz,电源电流为4mA,电源电压3.3 V时最高工作频率达4.8 GHz。
短句来源
     When operating at the frequency range from 0.5 GHz to 5 GHz,the prescaler has an input voltage sensitivity less than-20 dBm. In the temperature range from-55 ℃ to 125 ℃,its maximum operating frequency reaches 4.5 GHz.
     预置分频器工作在0.5~5 GHz频率范围内输入灵敏度小于-20 dBm,工作在-55~125℃温度范围,最高频率达4.5 GHz。
短句来源
     A Design of a 2.4G Low-Power BiCMOS Prescaler
     一种2.4G的低功耗BiCMOS预置数分频器
短句来源
     The Design of Novel Dual Modulus Divider-by 32/33 Prescaler
     新型双模前置32/33分频器设计
短句来源
更多       
查询“prescaler”译词为用户自定义的双语例句

    我想查看译文中含有:的双语例句
例句
为了更好的帮助您理解掌握查询词或其译词在地道英语中的实际用法,我们为您准备了出自英文原文的大量英语例句,供您参考。
  prescaler
A 16/17 dual-modulus prescaler with a new logic structure has increased the speed.
      
The proposed topology is suitable firstly for the high speed and high divide-by-value prescaler designs.
      
Based on the proposed topology, a dual-modulus divide-by-127/128 prescaler is implemented in 0.35 μ m CMOS technology.
      
A design of the pseudo-PMOS logic based DFF is introduced and used in the proposed prescaler design.
      
In order to face the challenge, this paper introduces an idea of using transmission gates and pseudo-PMOS logic in realization of the dual modulus prescaler.
      
更多          


The application of an improved technology of oxide-isolation isoplanar-I to ASICs is presented in the paper. A 650MHz÷10/11 prescaler with max operating frequency up to 740MHz at ambient temperature has been fabricated, which passed the military test standards.

本文介绍了改进后的氧化物隔离等平面-I工艺在专用集成电路中的应用,采用这种工艺制作的650MHz÷10/11预置分频器通过了军用考核(-55℃~+85℃)标准,常温下最高工作频率可达740MHz。

The principle of operation, circuit and layout design of a very high speed ECL bim-odal prescaler in full temperature range ( -55℃-+125℃) are described in the paper, together with results of the develoment. A brief introduction of the fabrication process is made. The circuit design is centered on increasing operation speed and improving temperature behavior, which have heen achieved with optimized switching current distribution, optimal setup of working points, temperature compensated resistor feedback...

The principle of operation, circuit and layout design of a very high speed ECL bim-odal prescaler in full temperature range ( -55℃-+125℃) are described in the paper, together with results of the develoment. A brief introduction of the fabrication process is made. The circuit design is centered on increasing operation speed and improving temperature behavior, which have heen achieved with optimized switching current distribution, optimal setup of working points, temperature compensated resistor feedback network and reasonable layout design. A ÷8/9 frequency divider has been fabricated, whose maxium operating freqency in full temperature range is stable at 600MHz and above.

本文叙述了全温(-55~+125℃)超高速ECL双模预置分频器的工作原理、电路设计、版图设计及研制结果,还简述了制作工艺。整个电路设计以提高电路工作速度和温度特性为中心,采用优化的开关电流分配、最佳的电路工作点设置、带温度补偿的电阻反馈网络结构和合理的版图设计,来提高工作速度和保证良好的温度性能。研制的÷8/9分频器,在全温范围内最高工作频率达600MHz以上。

The design of a ÷5/6 low power ECL prescaler is described in the paper. Approaches to improve the high speed and low power property of the circuit are discussed in terms of the reduction of supply voltage, internal logic swing and parasitic capacitance. The structure of a serial supply voltage is adopted for the circuit and the internal circuit operates at -2. 5--2. 7V. The power consumption is only 1/6 that of a conventional ECL circuit with the same functions. A 3μm oxide isolation isoplanar S process...

The design of a ÷5/6 low power ECL prescaler is described in the paper. Approaches to improve the high speed and low power property of the circuit are discussed in terms of the reduction of supply voltage, internal logic swing and parasitic capacitance. The structure of a serial supply voltage is adopted for the circuit and the internal circuit operates at -2. 5--2. 7V. The power consumption is only 1/6 that of a conventional ECL circuit with the same functions. A 3μm oxide isolation isoplanar S process was employed for this device. The actual size of the emitter is 2μm × 9μm and the ft, of the transistor is 3. 2GHz. The typical power consumption at room temperature is 75mW and the maxi-um operating frequency is greater than 900MHz.

本文介绍一个÷5/6低功耗ECL予置分频器的设计,从降低电源电压,减小内部逻辑摆幅和寄生电容等几方面讨论了提高电路高速低功耗特性的途径。该电路采用串联电源电压结构,内部电路在-2.5V~-2.7V电源电压下工作。电路功耗仅为具有相同功能的普通ECL电路的1/6。采用3μm设计规则的氧化物隔离等平面S型双极工艺。发射极条实际尺寸2μm×9μm,晶体管f_i为3.2GHz。室温下典型功耗75mW,最高M作频率大于900MHz。

 
<< 更多相关文摘    
图标索引 相关查询

 


 
CNKI小工具
在英文学术搜索中查有关prescaler的内容
在知识搜索中查有关prescaler的内容
在数字搜索中查有关prescaler的内容
在概念知识元中查有关prescaler的内容
在学术趋势中查有关prescaler的内容
 
 

CNKI主页设CNKI翻译助手为主页 | 收藏CNKI翻译助手 | 广告服务 | 英文学术搜索
版权图标  2008 CNKI-中国知网
京ICP证040431号 互联网出版许可证 新出网证(京)字008号
北京市公安局海淀分局 备案号:110 1081725
版权图标 2008中国知网(cnki) 中国学术期刊(光盘版)电子杂志社