助手标题  
全文文献 工具书 数字 学术定义 翻译助手 学术趋势 更多
查询帮助
意见反馈
   parallel pattern simulation 的翻译结果: 查询用时:0.182秒
图标索引 在分类学科中查询
所有学科
无线电电子学
更多类别查询

图标索引 历史查询
 

parallel pattern simulation
相关语句
  “parallel pattern simulation”译为未确定词的双语例句
     In addition, this approach enhances the SAT-based algorithm with random parallel pattern simulation, which improves the capability of detecting errors.
     此外 ,通过使用随机并行模拟增强了可满足性算法的错误检测能力 .
短句来源
  相似匹配句对
     pattern
     格调之美
短句来源
     Study of the parallel multichannel pattern recognition system
     并行多通道模式识别系统的研究
短句来源
     An Effective Multi-Pattern Parallel Matching Algorithm
     一种有效的多模式并行匹配算法
短句来源
     Pattern Electroplating
     图文电镀
短句来源
     On Parallel Import
     论平行进口
短句来源
查询“parallel pattern simulation”译词为用户自定义的双语例句

    我想查看译文中含有:的双语例句
例句
没有找到相关例句


In the VLSI design cycle, in order to detect and debug the errors in early stages or to verify the functional correctness hierarchically, black boxing verification methods are often used. In this paper, an efficient method integrating logic simulation and Boolean satisfiability (SAT) is presented, which can verify the designs with black boxes. This method uses quantified conjunctive normal form (CNF) formulas to represent the unknown constraints in the circuit under verification, and needs no modification of...

In the VLSI design cycle, in order to detect and debug the errors in early stages or to verify the functional correctness hierarchically, black boxing verification methods are often used. In this paper, an efficient method integrating logic simulation and Boolean satisfiability (SAT) is presented, which can verify the designs with black boxes. This method uses quantified conjunctive normal form (CNF) formulas to represent the unknown constraints in the circuit under verification, and needs no modification of the circuit structure so that it saves the computational resources significantly. In addition, this approach enhances the SAT-based algorithm with random parallel pattern simulation, which improves the capability of detecting errors. Experimental results on the ISCAS’85 benchmark circuits demonstrate that, the proposed approach is faster up to one to three orders of magnitude than those approaches in literature.

在超大规模集成电路设计中 ,为了进行早期的设计错误检测与调试或层次化验证 ,常常需要使用含黑盒的设计验证方法 .该文提出了一种结合逻辑模拟和布尔可满足性的黑盒验证方法 ,用于验证设计中黑盒外部的功能正确性 .该方法使用量化的合取范式 (CNF)来表示电路中出现的未知约束 ,并且不需要修改电路结构 ,有效地节省了计算资源 .此外 ,通过使用随机并行模拟增强了可满足性算法的错误检测能力 .通过对ISCAS’85电路的实验表明了该方法不仅比以往同类算法速度快 ,而且具有较好的错误检测能力 .

 
图标索引 相关查询

 


 
CNKI小工具
在英文学术搜索中查有关parallel pattern simulation的内容
在知识搜索中查有关parallel pattern simulation的内容
在数字搜索中查有关parallel pattern simulation的内容
在概念知识元中查有关parallel pattern simulation的内容
在学术趋势中查有关parallel pattern simulation的内容
 
 

CNKI主页设CNKI翻译助手为主页 | 收藏CNKI翻译助手 | 广告服务 | 英文学术搜索
版权图标  2008 CNKI-中国知网
京ICP证040431号 互联网出版许可证 新出网证(京)字008号
北京市公安局海淀分局 备案号:110 1081725
版权图标 2008中国知网(cnki) 中国学术期刊(光盘版)电子杂志社